AIMC Topic: Semiconductors

Clear Filters Showing 51 to 58 of 58 articles

An ultra-low-voltage electronic implementation of inertial neuron model with nonmonotonous Liao's activation function.

Network (Bristol, England)
The output of every neuron in neural network is specified by the employed activation function (AF) and therefore forms the heart of neural networks. As far as the design of artificial neural networks (ANNs) is concerned, hardware approach is preferre...

Evolutionary fuzzy ARTMAP neural networks for classification of semiconductor defects.

IEEE transactions on neural networks and learning systems
Wafer defect detection using an intelligent system is an approach of quality improvement in semiconductor manufacturing that aims to enhance its process stability, increase production capacity, and improve yields. Occasionally, only few records that ...

Experimental implementation of spike-based neuromorphic XOR operation based on polarization-mode competition in a single VCSOA.

Applied optics
We experimentally and numerically propose an approach for implementing spike-based neuromorphic exclusive OR (XOR) operation using a single vertical-cavity semiconductor optical amplifier (VCSOA). XOR operation is realized based on the neuron-like in...

Enhanced performance of a reservoir computing system based on a dual-loop optoelectronic oscillator.

Applied optics
Time-delayed reservoir computing (RC) is a brain inspired paradigm for processing temporal information, with simplification in the network's architecture using virtual nodes embedded in a temporal delay line. In this work, a novel, to the best of our...

RRAM-based synapse devices for neuromorphic systems.

Faraday discussions
Hardware artificial neural network (ANN) systems with high density synapse array devices can perform massive parallel computing for pattern recognition with low power consumption. To implement a neuromorphic system with on-chip training capability, w...

Fully parallel write/read in resistive synaptic array for accelerating on-chip learning.

Nanotechnology
A neuro-inspired computing paradigm beyond the von Neumann architecture is emerging and it generally takes advantage of massive parallelism and is aimed at complex tasks that involve intelligence and learning. The cross-point array architecture with ...

Training and operation of an integrated neuromorphic network based on metal-oxide memristors.

Nature
Despite much progress in semiconductor integrated circuit technology, the extreme complexity of the human cerebral cortex, with its approximately 10(14) synapses, makes the hardware implementation of neuromorphic networks with a comparable number of ...